Mirrors/TD-H3-Engineering
1
0
Fork 0
mirror of https://github.com/nicsure/TD-H3-Engineering.git synced 2025-06-28 01:07:04 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
nicsure 2024-06-01 10:55:22 +01:00 committed by GitHub
parent 0cae02a259
commit a70a5f0b41
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -19,7 +19,7 @@ Most of the components in this radio are well known off the shelf stuff. However
Here's a typical snippet of disassembly of the firmware image assuming Intel 8051 code architecture Here's a typical snippet of disassembly of the firmware image assuming Intel 8051 code architecture
... ```
code:0000B98D code_B98D: ; CODE XREF: code_B949+5B↓j code:0000B98D code_B98D: ; CODE XREF: code_B949+5B↓j
code:0000B98D mov A, #0x52 ; 'R' code:0000B98D mov A, #0x52 ; 'R'
code:0000B98F add A, RAM_30 code:0000B98F add A, RAM_30
@ -36,6 +36,6 @@ code:0000B9A1 clr C
code:0000B9A2 subb A, #0x25 ; '%' code:0000B9A2 subb A, #0x25 ; '%'
code:0000B9A4 jc code_B98D code:0000B9A4 jc code_B98D
code:0000B9A6 ret code:0000B9A6 ret
... ```
The structure and logic of this section does seem to make sense, it's performing some kind of loop, incrementing a ram pointer, until some condition is met then returning. The structure and logic of this section does seem to make sense, it's performing some kind of loop, incrementing a ram pointer, until some condition is met then returning.